
								ŀ	REVISI	ONS										
LTR					I	DESCF	RIPTIO	N					DA	TE (YF	R-MO-E	DA)		APPF	ROVED	
В							wing to		rt-one	part nu	mber S	SMD	92-11-16		M.A. Frye					
С	4.2.1.		ges to							s to par ad thicl				93-0	9-10		M.A. Frye			
D		d case ghout.	outline	s U an	dT. M	ade fo	rmat ch	anges,	editoria	al chan	ges			94-0	1-27		M.A.	Frye		
Е	Chan	ges in a	accord	ance w	ith NO	R 5962	R198-	95.						95-1	0-05		M.A.	Frye		
F	Chan	ges in :	accord	ance w	rith NO	R 5962	:-R005-	.97						96-1	0-04		Ravr	nond M	lonnin	
G									nangee	throug	hout -	aan			1-09			nond M		
G	Upua	teu ura	wing it	Currer	it requi	remen	is. Eui	ionai ci	lariges	throug	nout	yap		01-1	1-09		Kayı	nona iv	IOHHIII	
REV SHEET REV SHEET	G 35 G 15	G 36 G 16	G 37 G 17	G 18	G 19	G 20	G 21	G 22	G 23	G 24	G 25	G 26	G 27	G 28	G 29	G 30	G 31	G 32	G 33	G 34
SHEET	35 G 15	36 G	37 G		19															
SHEET REV SHEET REV STATUS OF SHEETS	35 G 15	36 G	37 G	18	19		21	22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	35 G 15	36 G 16	37 G	18 REV SHE PREI KG	19	20 D BY Rice	21 G	22 G	23 G	24 G	25 G 5	26 G	27 G 7 SE SI	28 G 8	29 G 9	30 G 10 NTER	31 G 11	32 G 12	33 G 13	3,
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAW FOR U	35 G 15 INDAR OCIRC AWING ING IS A JSE BY A ARTMEN NCIES C	36 G 16 16 CUIT G VAILABEALL TS DF THE	37 G 17	18 REV SHE PREI KG CHE RG	19 PARECenneth CKED ajesh F ROVE	20 D BY Rice BY Pithadia	G 1	22 G 2	23 G	24 G 4 MIC 900	G S DI	26 G 6	SE SI COLUMN HTTP:	G 8 JPPL UMBU b://ww	29 G 9 Y CEI JS, O w.ds	30 G 10 NTER HIO cc.dl	31 G 11 R COL 43216 a.mil	32 G 12 L, CM	33 G 13	3
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAW FOR U DEPA AND AGE DEPARTME	35 G 15 INDAR OCIRC AWING ING IS A JSE BY A ARTMEN NCIES C	36 G 16 16 CUIT G VAILABEALL TS DF THE	37 G 17	18 REV SHE PREI KG CHE R: APP DRA	19 PARECenneth CKED ajesh F ROVE	20 D BY Rice BY Pithadia D BY //e APPR0-11-08	21 G 1	22 G 2	23 G	24 G 4 MIC 900 MO	G S DI	26 G 6	SE SI COLUMN HTTP:	JPPL UMBU O://ww MEN GRAN CON	29 G 9 Y CEI JS, O w.ds	30 G 10 NTER HIO cc.dl	31 G 11 R COL 43216 a.mil	32 G 12 L, CM C ARI	33 G 13 US	3

1 OF

37

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Toggle Speed
01	3090-50	16 x 20 9000 gate programmable array	50 MHz
02	3090-70	16 x 20 9000 gate programmable array	70 MHz
03	3090-100	16 x 20 9000 gate programmable array	100 MHz
04	3090-125	16 x 20 9000 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA8-PN	175 <u>1</u> /	Pin grid array package
Υ	See figure 1	164	Quad flat package
Z	See figure 1	164	Quad flat package
U	See figure 1	164	Quad flat package
T	See figure 1	164	Quad flat package

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ 175 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 2

Q or V

1.3 Absolute maximum ratings. 2/

1.4 Recommended operating conditions. 5/

Case operating temperature Range(T _C)	-55°C to +125°C
Supply voltage relative to ground(V _{CC})	+4.5 V dc minimum to +5.5 V dc maximum
Ground voltage (GND)	0 V dc

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

^{5/} All voltage values in this drawing are with respect to Vss.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 3

^{2/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JESD 78 - IC Latch-Up Test.

(Application for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 4

- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.6 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	5

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$	Group A Subgroups	Device type	Lin	nits	Unit
		$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified	Cabgroups	1,700	Min	Max	
ligh Level output voltage	V _{OH}	V _{CC} = 4.5 V, V _{IL} = 0.8V I _{OH} = -4.0 mA, V _{IH} = 2.0 V V _{CC} = 4.5 V and 5.5 V	1, 2, 3	All	3.7		V
		$V_{IL} = 0.9 \text{ V and } 1.1 \text{ V}$ $V_{IH} = 3.5 \text{ V and } 3.85 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$					
Low level output voltage	V _{OL}	$\begin{split} &V_{CC} = 5.5 \text{ V}, \ I_{OL} = 4.0 \text{V} \\ &V_{IL} = 0.8 \text{ V}, \ V_{IH} = 2.0 \text{ V} \\ &V_{CC} = 4.5 \text{ V} \text{ and } 5.5 \text{ V} \\ &V_{IL} = 0.9 \text{ V} \text{ and } 1.1 \text{ V} \\ &V_{IH} = 3.5 \text{ V} \text{ and } 3.85 \text{ V} \\ &I_{OH} = 4.0 \text{ mA} \end{split}$	1, 2, 3	All		0.4	V
Operating power supply	I _{CC}	V _{CC} = 5.5 V <u>1</u> /	1, 2, 3	01		245	mA
current				02		250	
				03 04		260 270	
Quiescent power supply current	I _{cco}	CMOS inputs, V _{CC} = V _{IN} = 5.5 V	1, 2, 3	All		3.0	mA
Quiescent power supply current	Icco	TTL inputs, V _{CC} = V _{IN} = 5.5 V	1, 2, 3	All		15	mA
Power-down supply current	I _{CCPD}	PWR DWN = 0.0 V , $V_{CC} = V_{IN} = 5.5 \text{ V}$	1, 2, 3	All		2.5	mA
Input leakage current	I _{IL}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}$ and 5.5 V	1, 2, 3	All	-20	20	μΑ
Output leakage current	I _{OL}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}$ and 5.5 V	1, 2, 3	All	-20	20	μΑ
Horizontal long line, pull-up current	I _{RLL}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}$ and 5.5 V	1, 2, 3	All		2.5	mA
High level input voltage	V _{IHT}	TTL inputs	1, 2, 3	All	2.0		V
Low level input voltage	V _{ILT}	TTL inputs	1, 2, 3	All		0.8	V
High level input voltage	V _{IHC}	CMOS inputs	1, 2, 3	All	0.7 V _{CC}		V
Low level input voltage	V _{ILC}	CMOS inputs	1, 2, 3	All		0.2 V _{CC}	V
Power down (PWR DWN) voltage 2/	V _{PD}	PWR DWN = 0.0 V	1, 2, 3	All	3.5		V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Li	mits	Unit
		$-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified	Gasg. saps	3,50	Min	Max	
Input capacitance except XTL1 AND XTL2	C _{IN}	See 4.4.1e	4	All		16	pF
Input capacitance XTL1 and XTL2	C _{IN}	See 4.4.1e	4	All		20	pF
Output capacitance	Соит	See 4.4.1e	4	All		16	pF
Functional test		See 4.4.1c	7, 8A, 8B	All			
Interconnect + t _{PID} +	t _{B1}	Measured on 20 columns	9, 10, 11	01		304	ns
$20(t_{ILO}) + t_{OP}$				02		195	
				03		150	
				04		118	
t _{CKO} + t _{ICK} + t _{CKI} +	t _{B2}	Tested on all CLB's	9, 10, 11	01		32	ns
interconnect				02		21	
				03		18	
		T / L	0.40.44	04		15	
t _{CKO} + t _{QLO} +	t _{B3}	Tested on all CLB's	9, 10, 11	01		53	ns
t _{ILO} + t _{DICK} + interconnect				02		34	
interconnect				03		26	
4 .4 .		Tooted on all CLDia	0.40.44	04		22	
t _{ILO} + t _{ECCK} + interconnect	t _{B4}	Tested on all CLB's	9, 10, 11	01		35	ns
interconnect				02 03		23 19	
				03		17	
tokpo + tops -	t _{B5}	Tested on all CLB's	9, 10, 11	01		73	no
topp + tpick	LB5	Tested on all CLD's	9, 10, 11	02		53	ns
OPF I PICK				03		44	
				04		40	
Interconnect +	t _{B6}	One long line pull-up	9, 10, 11	01		73	ns
t _{CKO} + t _{QLO} +	•00	Che leng mie pan ap	0, 10, 11	02		48	''
tpus + tick				03		44	
				04		37	
Interconnect +	t _{B7}	Other long line pull-up	9, 10, 11	01		83	ns
t _{CKO} + t _{QLO} +	,0,			02		55	
tpus + tick				03		49	1
				04		40	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	Group A Subgroups	Device type	Lir	mits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	5 1	;	Min	Max	
Interconnect +	t _{B8}	No pull-up, lower long	9, 10, 11	01		47	ns
t _{CKO} + t _{QLO} +		lines		02		31	
$t_{IO} + t_{ICK}$				03		25	
				04		22	
Interconnect +	t _{B9}	No pull-up, upper long	9, 10, 11	01		57	ns
$t_{CKO} + t_{QLO} +$		lines		02		38	
$t_{ICK} + t_{IO}$				03		32	
				04		28	
Logic input to output	t _{ILO}	See figures 4 and 5	<u>3</u> /	01		14	ns
(combinational)		as applicable		02		9.0	
				03		7.0	
				04		5.5	
Reset input to output	t _{RIO}		<u>3</u> /	01		15	ns
				02		8.0	
				03		7.0	
				04		6.0	
Reset direct width	t_{RPW}	t _{RPW}	<u>3</u> /	01	12		ns
				02	8.0		
				03	7.0		
				04	6.0		
Master reset pin to CLB	t _{MRQ}		<u>3</u> /	01		40	ns
output (X, Y)				02		34	
				03		31	
				04		30	
K clock input to CLB	t _{CKO}		<u>3</u> /	01		12	ns
output				02		8.0	
				03		6.0	
				04		5.0	
Clock K to the outputs	t_{QLO}	1	<u>3</u> /	01		25	ns
X or Y when Q is				02		13	
return through				03		10	
function generators to drive X or Y				04		8.0	
K clock logic-input setup	t _{ICK}	1	<u>3</u> /	01	12		ns
				02	8.0		
				03	7.0		
				04	5.5		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$	Group A Subgroups	Device type	Lii	mits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
K clock logic-input hold	t _{CKI}	See figures 4 and 5 as applicable	<u>3</u> /	All	1.0		ns
Logic input setup to K	t _{DICK}		<u>3</u> /	01	8.0		ns
clock				02	5.0		
				03	4.0		
				04	3.0		
Logic input hold from K	tckdi		<u>3</u> /	01	6.0		ns
clock				02	4.0		
				03	2.0		
				04	1.5		
Logic input setup to	tecck		<u>3</u> /	01	10		ns
enable clock				02	7.0		
				03	5.0		
				04	4.5		
Logic input hold to enable clock	t _{CKEC}		<u>3</u> /	All	2.5		ns
Clock (high) <u>4</u> / <u>5</u> /	t _{CH}		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
Clock (low) <u>4</u> / <u>5</u> /	t_{CL}		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
Pad (package pin) to	t _{PID}		<u>3</u> /	01		10.0	ns
input direct				02		6.0	
				03		4.0	
				04		3.0	
Fast (CMOS only) input	t _{PGCC}		<u>3</u> /	01		8.5	ns
pad through clock				02		6.5	
buffer to any CLB or IOB clock input				03, 04		6.0	
I/O clock to I/O RI	t _{IKRI}		<u>3</u> /	01		11	ns
input (FF)				02		5.5	
				03		4.0	
				04		3.0	
I/O clock to pad-input	t _{PICK}		<u>3</u> /	01	30		ns
setup				02	20		
				03	17		
				04	16		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 9

TARLET	Flectrical	nerformance	characteristics	- Continued
I ADLE I.	Electrical	Denomiance	Characteristics	- Conunuea.

Test	Symbol	Conditions $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$	Group A Subgroups	Device type	Li	mits	Unit
		$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified		91	Min	Max	
I/O clock to pad-input hold	t _{IKPI}	See figures 4 and 5 as applicable	<u>3</u> /	All	1.0		ns
I/O clock to pad (fast)	tokpo		<u>3</u> /	01		18	ns
				02		13	
				03		10	
				04		9.0	
I/O clock to pad-output setup	took		<u>3</u> /	01	15		ns
				02	10		
				03	9.0		
				04	8.0		<u> </u>
I/O clock to pad-output hold	t _{OKO}		<u>3</u> /	All	0		ns
I/O clock (high) <u>5</u> /	t _{IOH}		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
I/O clock (low) <u>5</u> /	t _{IOL}		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
Output (enabled fast) to pad	t _{OPF}		<u>3</u> /	01		15	ns
				02		9.0	
				03		6.0	
				04		5.0	
Output (enabled slow) to pad	t _{OPS}		<u>3</u> /	01		40	ns
				02		33	
				03		24	
				04		20	
Three-state to pad begin	t _{TSHZ}		<u>3</u> /	01		14	ns
high impedance (fast)				02		12	
				03		10	
				04		9.0	
Three-state to pad end	t _{TSON}		<u>3</u> /	01		20	ns
high impedance (fast)				02		14	
				03		12	
				04		11	
Master RESET to input RI	t _{RRI}		<u>3</u> /	01		37	ns
				02		33	
				03, 04		27	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lir	mits	Unit
		$-55^{\circ}C \le T_C \le +125^{\circ}C$ unless otherwise specified	J 1	71	Min	Max	
Master RESET to output	t _{RPO}	See figures 4 and 5	<u>3</u> /	01		55	ns
(FF)		as applicable		02		47	
				03		34	
				04		32	
Bidirectional buffer delay	t _{BIDI}		<u>3</u> /	01		4.0	ns
				02		2.0	
				03		1.8	
				04		1.7	
TBUF data input to output	t _{IO}		<u>3</u> /	01		8.0	ns
				02		5.0	
				03		4.7	
				04		4.5	
TBUF three-state to output active and valid (single pull-up)	ton		<u>3</u> /	All		17	ns
double pull-up						18	
TBUF three-state to	t _{PUS}		<u>3</u> /	01		46	ns
output inactive				02		38	
(single pull-up)				03		26	
				04		26	
TBUF three-state to	t _{PUF}		<u>3</u> /	01		22	ns
output inactive (pair				02		19	
of pull-ups)				03, 04		17	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16MHz for device 01, and 25 MHz for devices 02, 03, and 04.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz

30 vertical long lines at 1 MHz

50 inputs at 5 MHz


10 inputs at 10 MHz


Excessive supply current can occur as a result of internal contention during the initial phase of a reconfiguration following a short interruption of V_{CC} . To avoid this excessive current, monitor the dropping of VCC and immediately initiate a reconfiguration, but hold RESET active. This clears the internal configuration register in less that a millisecond, and avoids all later contentions.

- 2/ PWRDWN transitions must occur during operational V_{CC} levels.
- 3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then used to determine the compliance of this parameter. Characterization data is taken initially and after any design or process change which may affect this parameter.
- 4/ Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH} and t_{CL}.
- 5/ These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	11

Case Y





PRINCIPAL DIMENSIONS AND DATUMS (LID SIDE UP - DIE FACING UP)

FIGURE 1. Case outline.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	12


Case Y O1 — (SEE NOTES 4 AND 5) 145 22 144 ⊨ (SEE NOTE 6) PIN 1 ID LOCATION E1 (SEE NOTES 4 AND 5) 104 **∃**62 .020 R 4 PLACES 103 ⊥ .005 in/in A - B SIDE FOR TOP MARK (SEE NOTE 8) - A2 A1 -BODY DETAILS (LID SIDE FACING DOWN) FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89823
		REVISION LEVEL G	SHEET 13

Case Y

TERMINAL DETAILS





SECTION A-A TERMINAL DETAIL

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	14

Case Y

Symbol	Inch	nes	Millim	Millimeters			
	Min	Max	Min	Max			
Α	.125	.145	3.18	3.68			
A1	.100	.120	2.54	3.05			
A2	.060	.070	1.52	1.78			
D	1.510	1.530	38.35	38.86	4		
D1	1.060	1.100	26.92	27.94	4, 5		
D3	1.000	Ref.	25.40	Ref.			
E	1.510	1.530	38.35	38.86	4		
E1	1.060	1.100	26.92	27.94	4, 5		
E3	1.000	Ref.	25.40 Ref.				


NOTES


- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 2. Datum plane -H- is located at the underside of leads, where leads exit package body.
- 3. Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- 5. Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- 6. Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with unformed leads
- 8. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	15

Case U






PRINCIPAL DIMENSIONS AND DATUMS (LID SIDE UP - DIE FACING UP)

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	16



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	17


TERMINAL DETAILS D/E E3/D3 REF A

LEAD PITCH 160 PLACES **└**► A



-.013 LEAD WIDTH .008 164 PLACES DATUM PLANE

-H- (SEE
NOTE 2)



SECTION A-A TERMINAL DETAIL

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 18

Case U

Symbol	Inches		Milli	Millimeters		
	Min	Max	Min	Max		
Α	.125	.145	3.18	3.68		
A1	.100	.120	2.54	3.05		
A2	.060	.070	1.52	1.78		
D	1.510	1.530	38.35	38.86	4	
D1	1.060	1.100	26.92	27.94	4, 5	
D3	1.000 Ref.		25.40 Ref.			
E	1.510	1.530	38.35	38.86	4	
E1	1.060	1.100	26.92	27.94	4, 5	
E3	1.000 Ref.		25.4	40 Ref.		


NOTES

- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 2. Datum plane -H- is located at the underside of leads, where leads exit package body.
- 3. Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- 5. Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- 6. Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with unformed leads
- 8. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A REVISION LEVEL G 19

Cases Z and T (See note 6) .060 ±.002 -D-(8 PLCS) .100 REF (8 PLCS) -.018 .0175 DEEP REF ±.002 080 ±.002 156 PLCS .020 TYP .060 ±.002 .200 ±.025 0 SLOTTED HOLE (4 PLCS) (4 PLCS) ⊕ Ø. 005 M A B-C S D S -. 050 (8 PLCS) .095 REF (8 PLCS) .080 REF (8 PLCS) .085 REF (8 PLACES) .085 (8 PLCS) – с — .015 (8 PLCS) 1.000 x 1.000 .004 0 . 010 -(8 PLCS) 0 .050 (8 PLCS) -L.160 (8PLCS) -. 200 [†] .100 (8 PLCS) -(8 PLCS) L.050 (8PLCS) -1.130 ±.010 SQ 🗕 .080 (8 PLCS) ФØ. 012 (\$) A В-С (\$) D (\$) .080 (8 PLCS) 2.300 (2 PLCS) -2.500 ±.030 (2 PLCS) -FIGURE 1. Case outline - Continued. SIZE **STANDARD** 5962-89823 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET COLUMBUS, OHIO 43216-5000 20 G



NOTES:

- 1. Dimensions are in inches.
- Metric dimensions are for reference only.
- 3. Packages are shipped flat as depicted
- 4. Lead dimensions call out includes lead finish.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
- 6. Case Z represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case T represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

	1		
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 21

Cases Z and T

Inches	mm	Inches	mm
.0010	0.025	.050	1.27
.001	0.03	.060	1.52
.002	0.05	.080	2.03
.004	0.10	.086	2.18
.005	0.13	.095	2.41
.008	0.20	.100	2.54
.010	0.25	.115	2.92
.012	0.30	.160	4.06
.0175	0.445	.200	5.08
.018	0.46	.645	16.38
.020	0.51	1.000	25.50
.021	0.53	1.130	28.70
.025	0.64	1.290	32.77
.030	0.76	1.500	38.10
.040	1.02	2.300	58.42
		2.500	63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 22

Case outline X

Device type	_	_				
Number Symbol Number N		All		All		All
A3 NC C2 A9-I/O D16 LDC-I/O A4 I/O C3 GND E1 A7-I/O A5 I/O C4 I/O E2 I/O A6 I/O C5 I/O E3 A10-I/O A7 I/O C6 I/O E14 HDC-I/O A8 I/O C7 I/O E15 I/O A9 I/O C8 I/O E16 I/O A10 I/O C9 I/O F1 I/O A11 I/O C10 I/O F2 A12-I/O A12 I/O C11 I/O F3 I/O A12 I/O C12 I/O F14 I/O A13 I/O C12 I/O F14 I/O A14 I/O C13 I/O F16 I/O A15 NC C14 GND F16 I/O						
	A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15	NC 1/O	C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13	A9-I/O GND I/O	D16 E1 E2 E3 E14 E15 E16 F1 F2 F3 F14 F15 G1 G2 G3 G14 G15 G16 H1 H2 H3 H14 H15 J1 J2 J3	LDC-I/O A7-I/O I/O A10-I/O HDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89823
		REVISION LEVEL G	SHEET 23

Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L2 L3 L14 L15 L16 M1 M2 M3 M14 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 R1	GND V _{CC} I/O I/O I/O D7-I/O GND I/O I/O A2- <u>I/</u> O A0-WS-I/O V _{CC} I/O RDY/BUSY-RCLK-I/O I/O D3-I/O I/O I/O I/O D6-I/O I/O V _{CC} XTAL2(IN)-I/O I/O I/O	R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 T1 T2 T3 T4 T5 T6 T7 T8 T10 T11 T12 T13 T14 T15 T16	CCLK D0-DIN-I/O I/O D1-I/O I/O D1-I/O I/O D2-I/O CS1-I/O D4-I/O I/O I/O I/O I/O I/O NC NC NC NC NC I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 24

Case outlines Y, Z, U, and T

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	V _{CC} A13-I/O A6-I/O I/O I/O I/O I/O I/O A12-I/O A7-I/O I/O A11-I/O A8-I/O I/O A10-I/O A9-I/O V _{CC} GND PWRDWN TCLKIN-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	I/O	57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	I/O I/O I/O I/O I/O I/O I/O I/O M1-RDATA GND M0-RTRIG V _{CC} M2-I/O HDC-I/O I/O I/O LDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	25

Case outlines Y, Z, U, and T - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105	I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137	I/O I/O I/O I/O D5-I/O CSO-I/O I/O I/O I/O I/O D4-I/O I/O D4-I/O I/O D3-I/O CS1-I/O I/O I/O I/O I/O I/O I/O D1-I/O I/O D1-I/O RDY/BUSY-RCLK-I/O	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O I/O I/O I/O I/O D0-DIN-I/O DOUT-I/O CCLK V _{CC} GN <u>D</u> A0-WS-I/O A1-CS2-I/O I/O I/O A2-I/O A3-I/O I/O A15-I/O I/O A4-I/O I/O A14-I/O I/O O A5-I/O I/O O A5-I/O I/O O A14-I/O I/O O A5-I/O I/O O A5-I/O I/O O A5-I/O I/O O A14-I/O I/O O A5-I/O I/O O A5-I/O I/O O A5-I/O I/O O DI/O A5-I/O I/O O DI/O O O O O O O O O O O O O O O O O O O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 26

CONFIGURABLE LOGIC BLOCK (CLB)

CONFIGURABLE LOGIC BLOCK (CLB) dί DATA IN MUX Q RD QX QX LOGIC VARIBLES CLB OUTPUTS c d COMBINATORIAL FUNCTION G QY Υ QY Q MUX D ec RD ENABLE CLOCK I (ENABLE) CLOCK rd RESET DIRECT O (INHIBIT) (MASTER RESET PIN)

NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.


It has: Five logic variable inputs: a, b, c, d, and e.

a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 27

I/O BLOCK (IOB)



NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 28

PWRDWN

VCC
(VALID)

NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and switching characteristics.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

SP62-89823

REVISION LEVEL
G
SHEET
29

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 30




NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are \leq 6ns, low amplitude = 0 V and high = 3 V. t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with V_{IN} = 0.0 for three-state to active high, and V_{IN} = V_{CC} for three-state to active low. See figure 5, circuit B herein for circuit used.

FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 31



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 32

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7, 8A, and 8B tests shall consist of verifying the functionality of the device.
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-89823
	REVISION LEVEL G	SHEET 33

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)	CIGSS IVI	1, 7, 9	1, 7, 9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1*, 7* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10 11
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B Δ	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
8	Group D end-point electrical parameters	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
9	Group E end-point electrical parameters	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ * indicates PDA applies to subgroup 1 and 7.
- <u>5</u>/ ** see 4.4.1e.
- $6/\Delta$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types	
	All	
I _{CCO} standby	± 300 μA	
I _{IL} , I _{OL}	±2 nA	

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta $\boldsymbol{\Delta}$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	34

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class Q and V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

STANDARD			
MICROCIRCUIT DRAWING			
FENSE SLIDDLY CENTED COLLIMBI			

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-89823
	REVISION LEVEL G	SHEET 35

6.5 Symbols, definitions, and functional descriptions.

PWRDWN	. POWER-DOWN
M0	. MODE 0
RTRIG	. READ TRIGGER
M1	. MODE 1
RDATA	. READ DATA
M2	. MODE 2
HDC	. HIGH DURING CONFIGURATION
LDC	. LOW DURING CONFIGURATION
RESET	. RESET
DONE	. DONE
PG	. PROGRAM
BCLKIN	. BCLKIN
XTL1	. EXTERNAL CRYSTAL
XTL2	. EXTERNAL CRYSTAL
CCLK	. CONFIGURATION CLOCK
DOUT	. DATA OUT
DIN	. DATA IN
CSO	. CHIP SELECT, WRITE
CS1	. CHIP SELECT, WRITE
CS2	. CHIP SELECT, WRITE
WS	. CHIP SELECT, WRITE
RCLK	
RDY/BUSY	. During peripheral parallel mode configuration, this pin indicates
	when the chip is ready for another byte of data to be written
	into it. After configuration is complete, this pin becomes a user
	programmed I/O pin.
TCLKIN	. TCLKIN
INIT	. INIT
D0-D7	. DATA
A0-A15	
I/O	
V _{CC}	. +5.0 V SUPPLY VOLTAGE
GND	. GROUND

6.6 Additional operating data.

- a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2¹⁶ cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ± 25 cycles and may take as long as 250 to 750 ms.
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 36

APPENDIX

10. SCOPE

- 10.1 <u>Scope</u>. This appendix contains the PIN substitution information necessary to support the addition of the device class designator that occurred in revision B dated 92-11-16. SMD 5962-89823MXX supersedes SMD 5962-89823XX. For new designs, after 92-11-16 the NEW PIN shall be used in lieu of the OLD PIN. For existing designs prior to 92-11-16 the NEW PIN can be used in lieu of the OLD PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
- 20. APPLICABLE DOCUMENTS This section is not applicable to this appendix.

30. SUBSTITUTION DATA

	T
New PIN	Old PIN
5962-8982301MXX	5962-8982301XX
5962-8982301MYX	5962-8982301YX
5962-8982301MZX	5962-8982301ZX
5962-8982301MUX	not originally available
5962-8982301MTX	not originally available
5962-8982302MXX	5962-8982302XX
5962-8982302MYX	5962-8982302YX
5962-8982302MZX	5962-8982302ZX
5962-8982302MUX	not originally available
5962-8982302MTX	not originally available
5962-8982303MXX	not originally available
5962-8982303MYX	not originally available
5962-8982303MZX	not originally available
5962-8982303MUX	not originally available
5962-8982303MTX	not originally available
5962-8982304MXX	not originally available
5962-8982304MYX	not originally available
5962-8982304MZX	not originally available
5962-8982304MUX	not originally available
5962-8982304MTX	not originally available

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 37

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-11-09

Approved sources of supply for SMD 5962-89823 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8982301MXC	<u>3</u> /	XC3090-50PG175B
5962-8982301MYA	<u>3</u> /	XC3090-50CQ164B
5962-8982301MZC	<u>3</u> /	XC3090-50CB164B
5962-8982301MUA	<u>3</u> /	XC3090-50CQ164B
5962-8982301MTC	<u>3</u> /	XC3090-50CB164B
5962-8982301QXA	<u>3</u> /	ATT3090-50R175MQ
5962-8982301QZA	<u>3</u> /	ATT3090-50N164MQ
5962-8982302MXC	<u>3</u> /	XC3090-70PG175B
5962-8982302MYA	<u>3</u> /	XC3090-70CQ164B
5962-8982302MZC	<u>3</u> /	XC3090-70CB164B
5962-8982302MUA	<u>3</u> /	XC3090-70CQ164B
5962-8982302MTC	<u>3</u> /	XC3090-70CB164B
5962-8982302QXA	<u>3</u> /	ATT3090-70R175MQ
5962-8982302QZA	<u>3</u> /	ATT3090-70N164MQ
5962-8982303MXC	68994	XC3090-100PG175B
5962-8982303MYA	<u>3</u> /	XC3090-100CQ164B
5962-8982303MZC	68994	XC3090-100CB164B
5962-8982303MUA	<u>3</u> /	XC3090-100CQ164B
5962-8982303MTC	68994	XC3090-100CB164B
5962-8982303QXA	<u>3</u> /	ATT3090-100R175MQ
5962-8982303QZA	<u>3</u> /	ATT3090-100N164MQ
5962-8982304QXA	<u>3</u> /	ATT3090-125R175MQ
5962-8982304QZA	<u>3</u> /	ATT3090-125N164MQ

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.